SiFive Intelligence X280

The SiFive® Intelligence™ X280 processor is a 64-bit RISC-V vector processor offering best-in-class high performance and efficiency targeting AI and ML workloads. The highly configurable multi-core, multi-cluster capable design has been optimized for the broadest range of applications requiring high-throughput, single-thread performance while under the tightest power and area constraints. With a specific emphasis on AI/ML compute, the X280 features the powerful combination of a RISC-V Vector 512-bit vector length along with the SiFive Intelligence Extensions, tightly integrated with an 8-stage dual-issue in-order scalar pipeline and decoupled vector ALU pipeline.

Building on the robust foundations of the comprehensive SiFive® Essential™ product portfolio, the X280 enhances the high-end capability with a feature set designed to offer the utmost in flexibility to a designer, targeting applications requiring the most demanding vector computational capabilities.

The finely tuned combination of out-of-the-box features, high level of configurability and design scalability ensures designers can achieve the optimal balance of power, performance and area while achieving the fastest time to market.

RISC-V Vectors (RVV)
The RISC-V Vector (V) ISA standard extension enables processor cores based on the RISC-V instruction set architecture to process data arrays alongside traditional scalar operations, unifying vector and scalar capabilities into a single application processor. The X280 processor implements a 512-bit vector register length architecture (VLEN), fully supporting the vector extension standard, with dynamic variable vector length operations. The vector ALU and load/store architecture data width (DLEN) is 256-bits.

RISC-V vectors offer:

- A single vector ISA (ratified at version 1.0 by RISC-V International in 2021), which greatly simplifies software development across the full range of vector processors
- A vector-length-agnostic architecture, which allows library and application code investment to be reused across multiple generations and broad ranges of processor implementations
- Dynamic (runtime) modification of vector parameters for the most efficient computation on a processor, enabling better targeting for market application computation needs
- Support for vector length multiplier (LMUL), the ability to concatenate multiple vector hardware computations for a single instruction, giving more efficient vector throughput with a smaller number of software instructions. X280 supports LMUL up to 8, thus a 4096-bit software vector length.
- Extensive range of vector data types and sizes, including BF16 / FP16 / FP32 / FP64, integer INT8 up to INT64 data types, and Q8.8 to Q15 fixed point, supporting a wide range of application requirements
SiFive Intelligence Extensions
The SiFive Intelligence Extensions operations augment and extend the standard RISC-V Vector ISA and are specifically tuned for the acceleration of machine learning operations, extending the capability of the RISC-V Vector ISA Extension to greatly improve performance for specific AI/ML workloads.

The SiFive Intelligence Extensions enable the X280 processor to achieve a best-in-class 4.5 TFLOPs (bfloat16 MatMul) or 9.2 TOPS (INT8 MatMul)\(^1\), supporting the broadest range of ML workloads and AI computation needs. The SiFive Intelligence acceleration gives a 6x improvement over that achievable with a vector processor running RISC-V Vector ISA 1.0.\(^2\)

Multi-Core, Multi-Cluster
The X280 processor can be configured up to 4 cores in a coherent multi-core cluster, and up to 4 coherent clusters, giving a maximum of 16-cores in a multi-cluster coherent Core Complex. In the multi-core, multi-cluster configuration, cache coherency is managed in the Shared System Cache (SSC) with a dedicated 1MB memory bank, up to 8MB in total. The Coherent System Fabric manages both coherency and a crossbar network to allow all cores full connectivity to the shared ports. A multi-cluster design may be configured to add a second port to support the bandwidth requirements of multiple clusters.

---

\(^1\) Both with a 4-cluster, quad core per cluster configuration (16-cores), at 2.3GHz
\(^2\) Measured using MobileNet v1 Inference with a batch size set to 1, using INT8 MatMul and Hybrid Quantization instructions.
Vector Coprocessor Interface Extension (VCIX)
Modern workloads and applications often require the highest performance but within a constrained power environment, while maintaining simple system design and ease of programming. The combination of the standard RISC-V Vector ISA and SiFive Intelligence Extensions enable a standalone X280 processor to perform highly efficiently on the broadest range of ML workloads and AI computation needs. In certain situations, such as workloads that require more intensive computation on vector data, designers have had to make use of custom accelerators to offload these tasks from the main processor. The challenge with this approach is that the custom accelerator needs to be designed to co-exist with the main processor, with some subtle design consequences in that the accelerator:

- Will require access to, and use of an SoC system bus (for data transfers), potentially causing bus latency issues,
- May need its own cache system or tightly coupled memory, for maintaining peak performance, with an associated increase in chip area, and
- Often requires a separate proprietary toolchain for programming, along with the separation of algorithm tasks increasing design time and reducing ease of programmability.

The SiFive Vector Coprocessor Interface eXtension (VCIX) is a vector instruction mapped interface, giving direct connection to the X280 vector ALU to a custom accelerator, enabling custom vector instructions to be executed on the accelerator from the vector pipeline. The custom vector instructions are executed from the standard SiFive software flow, utilizing the vector pipeline, and accessing the full vector register set.

This powerful capability reduces both the design and test effort required when developing a custom accelerator, as it is able to share some of the key processor resources, such as the vector register bank, main processor caching architecture, and memory system. The resulting system is both simpler to design, has considerably better power and area efficiency, and is easier to program.
SiFive Intelligence X280 Key Features

- 64-bit RISC-V ISA
- 8-stage dual-issue superscalar in-order pipeline for scalar computation
- SiFive Intelligence Extensions, which are custom instructions that accelerate AI/ML performance critical operations
- VCIX interface, enabling custom vector instructions for custom accelerators to be connected directly to vector pipeline and vector register file
- Multi-core, multi-cluster processor configuration options, with up to 8 cores
- Loosely coupled Vector Computation Pipeline, ALU implementing RISC-V Vectors extension specification 1.0
- INT8, INT16 & INT32, FP16, FP32 & FP64, and Q8.8 to Q15 fixed point data-types
  - Vector FP64 can be made optional for area and power-constrained markets
- 512-bit vector register length (VLEN)
  - Variable length operations, up to 512-bits of data per cycle, offering the Ideal balance of control logic and data parallel compute
- 256-bit Vector ALU and Load/Store architecture
- High performance vector memory subsystem
- Vector data stride L2 prefetcher unit
- Decoupled scalar and vector pipelines for optimum parallel execution of scalar and vector computation
- Memory parallelism provides cache miss tolerance
- Multi-layer caching support for optimum data movement
- Virtual memory support, with up to 48-bit addressing, with precise exceptions
- High performance, flexible connectivity to SoC peripherals

Memory System and Caches

The X280 memory system has been designed for scalability and flexibility, allowing the most suitable level of tuning for application workloads. A 32KB Level 1 Instruction Cache, a similarly sized Data Cache, both with 4-way cache associativity, alongside a private 256KB Level 2 cache offers the best selection of high performance while minimizing power and area. In multi-core systems a Level 3 cache can be configured to be either 1MB, 2MB or 4MB, with a multi-cluster option of 8MB or 16MB.

For maximum flexibility in moving data in and out of the processor for general purpose I/O or other more demanding sub-system components, for example a Neural Network (NN) accelerator, there are several ports available within the bus matrix.
**X280 Ports**
These ports provide interfaces to external system memories and peripherals; they are shared across all processors in a multi-core, multi-cluster configuration.

<table>
<thead>
<tr>
<th>Port Type</th>
<th>Interface</th>
<th>Features</th>
</tr>
</thead>
</table>
| Memory Port 1, 2 or 4 ports | Arm® AMBA® AXI4™ 256-bit | - Interface with memory that offers the highest performance  
- The only cacheable region of memory support accesses for data and instructions  
- Supports up to 128 outstanding transfers per memory port |
| System Port 1 or 2 ports | AXI4 256-bit | - Used typically for high-bandwidth, uncached memory or devices |
| Peripheral Port 1 port | AXI4 64-bit | - Interface with lower speed peripherals  
- Supports code execution  
- supports the RISC-V standard Atomic (A) extension |
| Front Port 1 or 2 ports | AXI4 256-bit | - External Initiators for accessing on Core Complex devices and ports  
- Transactions through the Front Port are coherent with L1 Data Caches |

**X280 Local Ports**
The X280 local ports are dedicated per-core connection interfaces, running on the same clock as the core. They support single cycle pipelined data throughput.

<table>
<thead>
<tr>
<th>Port Type</th>
<th>Interface</th>
<th>Features</th>
</tr>
</thead>
</table>
| Data Local SRAM (DLS) | SRAM I/f 64b, 128b | - Closely coupled memory, up to 8MB size, with ECC support  
- Supports Data and Instruction accesses  
- Option for 1 to 64 Memory Banks, offering increased bandwidth |
| Core Local Port (CLP) | AXI4, AHB-Lite 64b, 128b | - Low latency direction connection to external peripherals / accelerators  
- Supports code execution and RISC-V standard Atomic (A) extension |
| Core Local Front Port (CLFP) | AXI4, AHB-Lite 64b, 128b | - External Initiators can access single processor DLS and CLP through CLFP  
- Interface with high-speed data generator/consumer peripherals  
- Accesses limited to the DLS and CLP of the same single core |
Advanced Software Development Capabilities

SiFive Freedom Studio, built on top of the popular Eclipse IDE, is the fastest way to get started programming with your SiFive hardware. Freedom Studio is packaged with a pre-built tool suite, example projects, and includes comprehensive support for SiFive Insight Advanced Trace and Debug capabilities.

For SiFive Vector accelerated processors there is an Advanced LLVM C-Compiler, which performs auto-vectorization of C-code. This enables software developers to map their C-algorithms onto the SiFive Vector processors quickly and efficiently. The compiler is also capable of mapping code onto the SiFive Intelligence Extensions to take advantage of the higher AI performance of the X280.

Multiple execution targets are supported by Freedom Studio, including simulation models and a variety of FPGA platforms, in addition to fully featured silicon-based development boards. Freedom Studio is supported on Windows, macOS, and Linux host computers.

Comprehensive Linux Support

SiFive includes and supports Linux FPGA bitstreams for all the SiFive Intelligence, SiFive® Performance™, and SiFive Essential Application processors. The Linux FPGA platform, based on the Xilinx VCU118, provides a fast, hassle-free way to experience a complete Linux environment.

It takes just three simple steps to get started:

1. Download and flash the Xilinx VCU118 FPGA with the supplied bitstream for your chosen SiFive processor
2. Download and flash the SiFive Linux BSP onto an SD card
3. Boot Linux
TensorFlow Lite Support
TensorFlow Lite is an open-source deep learning framework that allows low-latency inference of on-device machine learning models with an optimized binary size and fast performance supported by scalar or RISC-V Vector hardware acceleration. The TensorFlow Lite software is a framework that enables the use of inference AI/ML models on the X280 for AI edge applications. The operators used within the TensorFlow Lite framework have been optimized for the most efficient computation on X280, giving the highest performance across Neural Network (NN) models ported onto X280. Multiple NN models have been ported onto X280 with TensorFlow Lite, including those optimized for Image Classification, Object Detection, Natural Language Processing, and Segmentation.

SiFive WorldGuard
SiFive WorldGuard provides a simple, yet powerful, way of enforcing hardware security by isolating code and data as well as preventing access to selected peripherals. It allows different assets to be secured into separate security worlds.

This additional layer of protection can prevent rogue or bogus software running at any RISC-V privilege level, including Machine Mode, to access confidential data or tamper with the software. This allows sensitive firmware, like a home-grown AI/ML stack, to be isolated from more open software components.

In addition, WorldGuard enables selective debug and trace so one can prevent the debug and trace of proprietary firmware that shouldn’t be exposed to third parties.

Broad Application Coverage
In addition to ML inferencing, the X280 is ideal for the broadest range of applications that require high-throughput, single-thread performance, while performing within specific power and area constraints:

- AI/ML Inference and Training
- Enterprise Switching/Routing/Storage, Smart NICs
- Edge Analytics, Big-Data Analytics
- Imagine processing, Object Detection, Recognition
- Autonomous Machines
- Edge Compute
- AR/VR/MR/XR